



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Unit: 2123)
Examiner: J. Proctor)
Applicant(s): J. G. Walacavage et al.)
Serial No.: 09/965,905)
Filing Date: September 28, 2001)
For: METHOD OF PART FLOW MODEL FOR)
PROGRAMMABLE LOGIC CONTROLLER)
LOGICAL VERIFICATION SYSTEM)

**AMENDMENT
UNDER 37 C.F.R. 1.116**

Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450

Dear Sir:

In response to the Office Action dated August 18, 2005, please amend the above-identified application as follows:

Do Not Enter
JEP 11/4/2005

CERTIFICATE OF MAILING: (37 C.F.R. 1.8) I hereby certify that this paper (along with any paper referred to as being attached or enclosed) is being deposited with the U.S. Postal Service with sufficient postage as First Class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450 on October 18, 2005, by Daniel H. Bliss